UIS failure mechanism of SiC power MOSFETsTools Fayyaz, Asad, Castellazzi, Alberto, Romano, Gianpaolo, Riccio, Michele, Urresti, J. and Wright, Nick (2016) UIS failure mechanism of SiC power MOSFETs. In: 4th IEEE Workshop on Wide Bandgap Power Devices and Applications (WiPDA 2016), 7-9 November 2016, Fayetteville, Arkansas, USA. Full text not available from this repository.
Official URL: http://ieeexplore.ieee.org/abstract/document/7799921/
AbstractThis paper investigates the failure mechanism of SiC power MOSFETs during avalanche breakdown under unclamped inductive switching (UIS) test regime. Switches deployed within motor drive applications could experience undesired avalanche breakdown events. Therefore, avalanche ruggedness is an important feature of power devices enabling snubber-less converter design and is also a desired feature in certain applications such as automotive. It is essential to thoroughly characterize SiC power MOSFETs for better understanding of their robustness and more importantly of their corresponding underling physical mechanisms responsible for failure in order to inform device design and technology evolution. Experimental results during UIS at failure and 2D TCAD simulation results are presented in this study.
Actions (Archive Staff Only)
|