Energy efficiency optimization of FPGA-based CNN accelerators with full data reuse and VFS

Jiang, Weixiong, Yu, Heng, Liu, Xinzhe and Ha, Yajun (2019) Energy efficiency optimization of FPGA-based CNN accelerators with full data reuse and VFS. In: 26th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2019, 27 November 2019 through 29 November 2019, Genoa; Italy.

PDF - Requires a PDF viewer such as GSview, Xpdf or Adobe Acrobat Reader
Available under Licence Creative Commons Attribution.
Download (1MB) | Preview


Abstract—While FPGA has been recognized as a promising platform to accelerate Convolutional Neural Networks (CNNs) in embedded computing given its high flexibility and power efficiency, two challenges still have to be addressed to enhance its applicability on the edgecomputing paradigm. First, the power and performance of the CNN accelerator are still bounded by memory throughput, and a CNNcustomized architecture is desirable to fully utilize the on-chip storage. Second, power optimization algorithms are insufficiently explored on CNN-targeted platforms. In this paper, we design a novel FPGA-based CNN accelerator architecture that makes full use of the on-chip storage resources leveraging data reuse and loop unrolling strategies. We also present an efficient FPGA-based voltage and frequency scaling (VFS) system that enables VFS of the CNN accelerator for power optimization. We devise a VFS policy that fully exploits the power efficiency potential of the FPGA. Experiment results show up to 40% energy can be saved with our VFS platform and policy.

Item Type: Conference or Workshop Item (Paper)
Schools/Departments: University of Nottingham Ningbo China > Faculty of Science and Engineering > School of Computer Science
Identification Number:
Depositing User: Zhou, Elsie
Date Deposited: 28 Feb 2020 03:34
Last Modified: 28 Feb 2020 03:34

Actions (Archive Staff Only)

Edit View Edit View