GaN HEMT gate-driver for achieving high power converter integration levels

Wu, H, Garcia, J. and Castellazzi, A. (2018) GaN HEMT gate-driver for achieving high power converter integration levels. In: 9th International Conference on Power Electronics, Machines and Drives (PEMD 2018), 17-19 April 2018, Liverpool, UK.

PDF - Requires a PDF viewer such as GSview, Xpdf or Adobe Acrobat Reader
Download (640kB) | Preview


This work proposes a solution for implementing an isolated gate driver for GaN HEMTs based on the previous topology for SiC power MOSFETs. The isolation of the gate driver is realised by the single transformer topology with double winding in the secondary side. The Bi-level HF Amplitude Modulation scheme is retained to avoid the core saturation as well as providing simultaneously both the switching signal and the required gate power in the secondary side which ensures the full range duty ratio. The reconstruction of the original PWM signal is optimised using a simple hysteresis comparing scheme, which is the Schmitt Trigger circuit, to avoid sudden turn-on or turn-off. The experiment result shows that the Schmitt Trigger circuit could effectively avoid the sudden turn-on or turn-off but it might have some negative effect on the accuracy of duty circle. Finally, the feasibility of the gate driver is demonstrated with the PGA26E19BA GaN device with optimised final power stage.

Item Type: Conference or Workshop Item (Paper)
Keywords: GaN HEMT, Gate driver
Schools/Departments: University of Nottingham, UK > Faculty of Engineering > Department of Electrical and Electronic Engineering
Depositing User: Burns, Rebecca
Date Deposited: 26 Apr 2018 15:00
Last Modified: 08 May 2020 11:46

Actions (Archive Staff Only)

Edit View Edit View