Design Considerations For A High-power Dual Active Bridge DC-DC Converter With Galvanically Isolated Transformer

Youngsil Lee, Alan. J. Watson, Gaurang Vakil, Patrick W. Wheeler
Power Electronics, Machines and Control Research Group
The University of Nottingham
Nottingham, UK
Youngsil.Lee@nottingham.ac.uk

Abstract—Multi-megawatt scale isolated DC-DC converters are likely to become increasingly popular as means to interconnect the MVDC grids of different voltage levels. Three-phase dual active bridge DC-DC (3DAB) converters operating with the zero-voltage switching (ZVS) is a promising candidate for the target multi-megawatt application. This paper presents a systematic approach of the design considerations for a 3DAB converter. Firstly, the use of snubber capacitors in medium voltage and medium frequency operating conditions is proposed. Snubber capacitor influence on turn-off current levels and ZVS operating range are introduced and analyzed. In addition, details of thermal management design are introduced. It is established through power loss analysis that the proposed design method reduces the semiconductor losses substantially at full load conditions. Finally, the proposed method has been validated from a 10kW simulation model using PLECS software package.

Keywords—Dual active bridge, DC-DC, snubber capacitor, thermal management, power losses, ZVS, MVDC

I. INTRODUCTION

High-power DC-DC converters are one of the primary technologies for the interconnection of MVDC grids. High-power DC-DC converters must be galvanically isolated from the MVDC line to the low-voltage direct current (LVDC) line for safety reasons. Galvanic isolation is also required for several converter modules of modular topologies to operate in series or parallel connection. Many DC-DC converter topologies have previously been presented in various fields such as the automotive industry, urban railway substations, renewable energy sources and DC grid collectors [1]-[7]. They can be divided into the categories of “those with galvanic isolation” and “those without galvanic isolation”. When high-voltage conversion ratios are needed, galvanic isolated converters can achieve a higher conversion efficiency than converters that are not galvanically isolated.

It leads to a voltage drop across the stray inductances, which results in a current being introduced by a six-step voltage generated at the transformer. The power can be transferred by the phase shift angle \( \varphi \).
presented. The models have been used to derive an estimation method for RMS current values for the 3DAB converter.

In [15], the basic principle and an analytical modelling of the 3DAB converter for MVDC applications has been presented. The models have been used to derive an estimation method for RMS current values for the 3DAB converter.

This paper presents an optimal design approach for the snubber capacitance value of a 3DAB converter using parallel connected lossless snubber circuits. In addition, a thermal design and implementation of the 3DAB converter is included in this paper. In Section II, snubber capacitor sizing and their influence are introduced. A detailed overview of the physical principles of heat transfer and power losses is described in Section III. A 10kW proposed converter with the optimized parameters is simulated using PLECS software. In Section IV, simulation results are discussed. Finally, the conclusions are presented in Section V.

II. LOSSLESS SNUBBER CIRCUIT DESIGN

A. Snubber capacitor circuit commutations

The general commutation characterizing of ZVS operation of a 3DAB converter half-bridge with lossless snubber capacitor is illustrated in Fig. 2. In the case of a high voltage system, a series connection of several switches per switch branch is required to operate with a high dc-link voltage. The snubber capacitor is connected in parallel with each power semiconductor switch. A brief description is given in the following:

- At the beginning of the commutation cycle, the upper switch \( S_1 \) is turned-on. Assuming the \( S_1 \) is in the on state from the upper diode interval, the \( S_1 \) is conducting the switched current.
- At \( t_1 \), the high side switch \( S_1 \) is switched-off. The turn-off of the current forces the load current to commutate entirely to the upper snubber capacitor.
- At the stage \( (t_1 \cdot t_2) \), the upper snubber capacitor begins to charge while the bottom capacitor starts to discharge. The \( dv/dt \) slope on the switch is determined by the size of the stray inductance of the transformer which is large enough to maintain the output current and by the size of the snubber capacitor during the commutation. Furthermore, if the size of the snubber capacitor is sufficiently large, the switch current will have decreased rapidly until it reaches zero during the increase of the power semiconductor voltage. At that time, the turn-off losses are significantly reduced compared to a hard switching operation.
- At \( t_2 \), the lower snubber capacitor is fully discharged. Afterwards, the lower antiparallel diode is formed as forward biased. Hence, the conducting current of the diode is flowing into the stray inductance of the transformer. During the switching commutation, the low side switch \( S_2 \) is turn-on with ZVS condition. Thereby, the turn-on losses are theoretically zero during the ZVS. The switched transformer current is negative when the low side diode is conducting.
- At \( t_3 \), the polarity of the transformer current is forced to change while the lower diode is conducting and the low side switch \( S_2 \) is gated on. After the process, \( S_2 \) is already conducting the current and one switching cycle is completed.

The ZVS operation can be achieved with sufficiently large snubber capacitances to reduce switching losses. In addition, snubber capacitor to minimize the effect of turn-off commutation \( dv/dt \) time. The \( dv/dt \) increases with the turn-off current \( I_{\text{OFF}} \) of the converter. The sizing of the snubber capacitor can be carried out by the initial maximum turn-off current conditions in an ideal snubberless converter circuit. Maximum turn-off currents on primary and secondary side converter in case of ideal snubberless 3DAB Converter under the condition that the phase shift angle range is limited to \( \phi \leq \pi/(3\theta_{\text{p}}) \) can be calculated using (1) and (2)[11]

\[
I_{\text{OFF, max, p}} = \left( \frac{2\pi}{3} \cdot V_{\text{pri}} - \left( \frac{2\pi}{3} - |\phi| \right) \cdot n \cdot V_{\text{sec}} \right) / 6\pi \cdot L_{\sigma} \quad (1)
\]

\[
I_{\text{OFF, max, s}} = \left( \frac{2\pi}{3} \cdot n \cdot V_{\text{sec}} - \left( \frac{2\pi}{3} - |\phi| \right) \cdot V_{\text{pri}} \right) / 6\pi \cdot L_{\sigma} \quad (2)
\]

Where, \( n \) is turn ratio between the primary side and secondary side of the ac-link transformer. The maximum currents for each bridge is calculated by the maximum voltage of the primary side, minimum value of the secondary bridge voltage, and phase shift angle, \( \phi \) corresponding to nominal
power transfer. The calculated turn-off currents are used to estimate the sizing of the resonant snubber capacitances.

B. Snubber capacitor sizing

A simplified equivalent circuit of the commutation from half-bridge switch of ‘phase a’ on the primary bridge converter is derived in Fig. 3.

![Fig. 3. Equivalent circuit of half-bridge ‘phase a’ on the primary bridge of 3DAB converter](image)

In the representative circuit, the 3DAB converter is limited to operate with a phase shift angle of $0 \leq \phi \leq \pi/3(60^\circ)$. The parallel-connected snubber capacitors have been comprised with twice the size of the capacitance. At the beginning of the switching cycle, the $V_{cm}$ is zero and the one switching cycle is completed when the $V_{cm}$ becomes equal with the input dc-link voltage. The switching commutation cycle of the 3DAB converter is represented by six time intervals. Finally, the simplified secondary circuit has a constant series-connected voltage. The value of the comprised series voltage is calculated as

$$I_{\text{off}} \approx \sqrt{2V_{\text{cm}}} \cdot \sqrt{\frac{1}{2} + \frac{1}{2} \cdot \sigma}$$

Using the diagram, the associated resonant characteristics are determined for the each bridge.

$$\omega_{r-p,s} = \sqrt{\frac{3}{2}L_{sr} \cdot 2C_{sn-p,s}}$$

$$Z_{r-p,s} = \frac{3}{2}L_{sr} \cdot \omega_{r-p,s} = \sqrt{\frac{3L_{sr}}{4C_{sn-p,s}}}$$

Where, $\omega_{r-p,s}$ is resonant frequency and $Z_{r-p,s}$ is resonant impedance. The snubber capacitor must be designed to obtain a certain voltage slope rate across the switches because the limitation of the $dv/dt$ increases turn-off commutation times. Hence, the required minimum commutation time at maximum turn-off currents will be assumed by the allowed duration of the maximum voltage slopes across the switches. With the identical maximum level of $I_{\text{off}}$, the value of $C_{sn}$ that leads to minimum turn-off commutation time, $t_{\text{off}}$, can be considered at the calculated $I_{\text{off}}$.

$$C_{sn \_ \text{min}} = \frac{t_{\text{off}} \text{min}}{\Delta V_{T \text{max}}} \cdot I_{\text{OFF \_ max}}$$

A simple sizing of the capacitors can be used by assuming linear $dv/dt$ slopes and a constant value of turn-off commutation currents.

C. Minimizing turn-off commutation of 3DAB

In general, a certain value of snubber capacitor has influence on the limitation of $dv/dt$ slopes and the increase of commutation times on the switch branches. Hence, these have great impact on the operated waveform’s characteristics of 3DAB converter with snubber capacitor circuits. A comparison of theoretical ac-link transformer voltage and current waveforms of a 3DAB converter operated under boost operation is illustrated in Fig. 4.

![Fig. 4. Comparison of simulated ac-link transformer voltage and current waveforms of a 3DAB converter in case of turn-off commutation resulting from boost mode](image)

As can be seen, the ramp-shaped voltages have been defined as linear for illustration. On the contrary, the voltage slopes in real converter, have a high frequency damped oscillation caused by parasitic components during the turn-off commutation, which has been neglected for the ideal illustration purpose. Besides, the commutation times as well as the value of the snubber capacitors may be generally different between the primary and secondary bridges in a real converter system, unless the converter is operating under unity ratio conditions. For that reason, the individual turn-off times $t_{\text{off-p}}$ and $t_{\text{off-s}}$ are determined for the each bridge.

Since the secondary bridge voltage has been set higher than the primary voltage, the ac-link transformer current is negative at the turn-off commutation stage to ensure ZVS. For a good analytical approach into the snubber influence, the ramp-shaped ac-link currents can be placed in the center of these waveforms. With the centering of the ramp-shaped voltages, the current waveforms may not differ also between the commutation intervals. On the other hand, the step changes may leads to the peaking of the ac-link currents in the middle of the commutation intervals. In addition, it should be noted that the centering of the ramp-shaped voltages leads to
different phase shift angle compared to the value of the ideal waveform, unless the turn-off times, \( t_{o_{ff,p}} \) and \( t_{o_{ff,s}} \), are equal. Consequently, this modified angle results in the shifted gate signal in reference to the beginning of the switching intervals of primary and secondary side converter.

Snubber capacitances lead to different commutation times for the primary and secondary side converters, which results in a different phase shift angle. From Fig. 3, a substitute phase shift angle \( \phi' \) is introduced as the delay between the centers of the each commutation. Hence, using knowing \( \phi, t_{o_{ff,p}} \) and \( t_{o_{ff,s}} \), the calibrated new \( \phi' \) can be calculated as follows

\[
\phi' = \phi + \Delta \phi = \phi + \omega_{sw} \cdot (t_{off,s} - t_{off,p})
\]

Where, initial control angle can be calculated as follows

\[
\phi = \frac{2\pi}{3} - \sqrt{\frac{2\pi}{3} - \frac{2\pi \cdot P_c \cdot \omega \cdot L_g}{V_m \cdot V_{out}}}
\]

Considering the snubber capacitance increases the turn-off \( dv/dt \) resulting from the increased capacitor current, the maximum turn-off current should be carried out in reference to the specified capacitor circuit conditions. Thus, the maximum turn-off current for the ideal snubberless 3DAB converter is

\[
I'_{off,p_{\max}} = \left( \frac{2\pi}{3} \cdot V_{pri} \cdot \left(\frac{2\pi}{3} - |\phi'| \cdot V_{sec}\right) \right) / L_g
\]

\[
I'_{off,s_{\max}} = \left( \frac{2\pi}{3} \cdot V_{sec} \cdot \left(\frac{2\pi}{3} - |\phi'| \cdot V_{pri}\right) \right) / L_g
\]

Under this condition, a negative turn-off current is indicating the outside of ZVS boundary on the primary and secondary side devices. For a more accurate turn-off commutation, the initial negative phase current of the ac-link transformer initiating the unassisted turn-off commutation is leading to a charging of the snubber capacitors. As a consequence, the time based description of the capacitor voltage is valid during the turn-off commutation for any cases of \( V_{pri} \cdot V_{sec} > 0 \) that can be defined.

For an assessment of the sensitivity of the turn-off currents on the turn-off commutation intervals, Fig. 5 shows \( t_{off,p_{\min}} \) and \( t_{off,s_{\min}} \) characteristics that have been numerically calculated for several combinations of snubber capacitators. These plots have been obtained from the ideal step-up 3DAB converter model employing a 5.2kV primary voltage and a 40kV secondary voltage, corresponding to a 4MW nominal power rating. As can be seen, smaller capacitances than the base value \( C_{m,b} \) lead generally to a reduction of the commutation times for each side. It is found that employing higher capacitances contributes to a further power dissipation, resulting from longer commutation duration. Since the negative turn-off current are conducted on the primary side, fig. 5(a) indicates the ZVS operation of the primary bridge cannot be maintained under all conducted current levels. In contrast, the ZVS mode in the secondary bridge can be performed at all load conditions. While the larger absolute values of minimum currents decrease the turn-off interval times on the primary side, the effect of the current level is rather moderate on the secondary converter.

III. COOLING DESIGN AND POWER LOSSES

A. Thermal modelling and power losses

The heat conduction of a semiconductor can be simulated as an electric circuits as shown in Fig. 6. The thermal model shown in Fig. 6 is the same for both bridge heat sinks. Using the equivalent circuit, the heat sink, case, and junction temperature can be calculated using the following thermal equation. By knowing the power losses of each IGBT and diode, the dissipated power in the thermal resistances is known.

Heat sink temperature

\[
T_s = (P_{tot(T)} + P_{tot(D)}) \cdot R_{th(s-a)} + T_a
\]

Case Temperature

\[
T_c = (P_{tot(T)} + P_{tot(D)}) \cdot R_{th(c-s)} + T_s
\]

Junction Temperature

\[
T_j(T) = P_{tot(T)} \cdot R_{th(c-s)} + T_c
\]

Where, \( R_{th(s-a)} \) is junction- case, \( R_{th(c-s)} \) is case-heat sink, and \( R_{th(s-a)} \) is heat sink-ambient thermal resistance. The
consideration of power loss sources in the modules and on the heat sink is determined as following equations.

\[
T_e = n_2 \cdot (P_{\text{tot}(T)} + P_{\text{tot}(D)}) \cdot R_{\text{th(c−s)}} + T_s
\]

(13)

\[
T_s = n_1 \cdot (P_{\text{tot}(T)} + P_{\text{tot}(D)}) \cdot R_{\text{th(s−a)}} + T_a
\]

(14)

Where, \(n_1\) represents all components of power loss on the heatsink. The amount of IGBT modules on the heatsink. \(n_2\) is all components of power loss in the module. The average conduction losses in the IGBT module are can be calculated by

\[
P_{\text{avg.con.igbt}}(t) = \frac{1}{T_{\text{sw}}} \int_0^{T_{\text{sw}}} (v_{\text{CE0}} \cdot i_k(t) + r_0 \cdot i_k^2(t)) \, dt
\]

(15)

\[
P_{\text{avg.con.diode}}(t) = \frac{1}{T_{\text{sw}}} \int_0^{T_{\text{sw}}} (v_{\text{DD0}} \cdot i_D(t) + r_0 \cdot i_D^2(t)) \, dt
\]

(16)

Where, \(r_0\) is the slope resistances of the IGBT and diode, \(v_{\text{CE0}}\) is the collector-emitter voltage at zero current of the IGBT, and \(v_{\text{DD0}}\) is the threshold voltage across the diode. If the 3DAB converter operates in the ZCS range, turn-on losses of the semi-conductors can be neglected. Turn-off loss is calculated from the turn-off energy loss curve given in the datasheet for the corresponding turn-off current and voltage. Average switching loss is calculated from

\[
P_{\text{sw}} = n \left( E_{\text{OFF,igbt}} + E_{\text{OFF,diode}} \right) \times f_{\text{sw}} \times \frac{v_{\text{CE}}}{v_{\text{CC}}}
\]

(17)

Where, \(n\) is the number of devices, \(f_{\text{sw}}\) is the switching frequency, \(v_{\text{CE}}\) is the operating voltage, and \(v_{\text{CC}}\) is the maximum voltage defined from the energy loss curves.

B. Heat sink design

Fig. 7 shows the proposed design flow chart for the heat sink. The goal of the heat sink design is to calculate the thermal resistance of the heat sink. In the design process, the semiconductor junction temperatures, \(T_{j(T)}\) should not exceed their designed temperature limits under worst-case operating conditions. The heat sink temperature, \(T_s\) is selected as the reference point for the worst-case operating point of the converter, since it maintains a relatively constant temperature compared to the IGBT and diode junctions. The design process involves calculating the IGBT module losses under full load conditions for the chosen surface temperature of heat sink with the desirable cooling method, then calculating the required heat sink-ambient thermal resistance, \(R_{\text{th(s−a)}}\) to allow the heat sink to maintain the surface temperature at the full load.

As a starting point, assume an ambient temperature of 40°C. Using the manufacturer’s datasheet, determine the maximum temperatures of the semiconductors. Also set the junction-case thermal resistance, \(R_{\text{th(c−s)}}\) and case-heat sink thermal resistance, \(R_{\text{th(c−a)}}\). The number of heat sources spread across the heat sink has a crucial impact on the \(R_{\text{th(s−a)}}\). Therefore, it is important that the number of heat sources \(n\) is specified in the design process. Also a semiconductor device may consist of a parallel connection of several chosen components. This must also be defined. In this case, a three phase converter comprising 3 half-bridge modules is applied into the primary and secondary bridges. As a consequence, 6 switches are mounted on the each bridge heat sink without parallel connection.

Natural air cooling is used in low power application up to 50W and even high power applications if sufficiently large cooling surfaces are available. The heat sink temperature is usually higher than with forced cooling system. For example, the heat sink temperature is about 90-100°C with natural air cooling whereas the rated surface temperature of forced air-cooled heat sink should not exceed 80-90°C.

Using the calculated losses, we can determine the thermal resistance that is required to keep the heat sink temperature at or below the chosen cooling system and also the junction temperatures of the IGBT and diode. The calculated junction temperatures should not exceed the maximum values for \(T_{j(T)}\) given from the manufacturer. For example, in case of the SKM75GB176D IGBT module, the maximum temperature \(T_{j(T)}\) is 150°C.

To verify the design, simulate the combined electrical-thermal model of the 3DAB Converter and measure the heat sink and junction temperatures for each component The
resulting $R_{th(c-s)}$ from the thermal design to find the heat sink dimensions regarding the calculated value of the $R_{th(c-s)}$. From the design, the allowed value of 0.43 °C/W for $R_{th(c-s)}$ is calculated.

IV. SIMULATION AND LOSS ANALYSIS

For validation, a 10kVA converter model has been simulated using PLECS software. The converter model is validated with 10nF snubber capacitors in the primary side and 6.8nF snubber capacitors in the secondary side. The converter uses SKM75GB176D Trench IGBT modules from SEMIKRON and is operating at a switching frequency of 1kHz. The input dc-link voltage is set to 500V. The stray inductance was measured to be around $L_s = 92\mu H$. The turns ratio of the transformer is 1:2, hence, the output dc-link voltage is set to 1000V. In the validation, the control phase shift angle is set to $\varphi = 3.0^\circ$. The expected results for the ac link voltages and currents from the simulation model are presented in Fig. 8 and 9 respectively. These results show six step square waves at the primary and secondary windings of the transformer acting as ac magnetic coupling.
The simulation results of the DC voltages and currents of the output terminals are shown in Fig. 10. The capacitor has the effect of smoothing the DC voltage. In the 10kW model, the capacitances \( C_{dc} \) are connected in parallel to the DC resistance load. Within this work, \( C_{dc}=500 \ \mu F \) is assumed. It can be seen that the dc link capacitance of the secondary side is 500 \( \mu F \) ensuring to be less than 5 %, so the ripple would be satisfactory for the application.

To verify the chosen heat sink, the PLECS simulation is run for steady-state analysis and the heat sink are measured temperature and junction temperatures of the diodes and IGBTs. The measured temperatures of the chosen heat sink and the semiconductors for the final converter are given in Fig. 11. The maximum junction temperatures of the IGBT’s and diodes for the primary and the secondary bridge are simulated for an ambient temperature of 45°C. Accordingly, the maximum junction temperature of the secondary bridge semiconductors is lower than the one of the primary bridge semiconductors. Considering the worst case heatsink temperature of 90° for natural air cooling, the results are allowing the requirements. Loss distribution with different transferred power ratings are shown in Fig. 12. It is found that the IGBT device losses of the secondary bridge show by far the lowest losses compared to the IGBT devices of the primary bridge.

V. CONCLUSION

This paper presents an investigation of a snubber circuit topology for the high-power 3DAB converter that utilize the advantages of the aforementioned ZVS switching scheme. The snubber capacitors are required in order to achieve the desired reduction in voltage transients during turn-off switching commutation. Analysis revealed how snubber capacitor size must be adjusted to a specified minimum commutation time for each bridge, while employing higher capacitances led to extra power dissipation due to longer voltage transients. This paper also deals with a design and thermal management of a 10kVA 3DAB converter, having 500 and 1000VDC rated input & output voltages. The implementation was proved effective during the validation of the simulation model on a 1000V supply system at powers up to 10kW. Simulation results were presented with which to validate the operation of the 3DAB converter. Based on these results, a snubber capacitor of 10nF was selected for the primary side bridge, with a 6.8nF capacitance for the secondary bridge producing an optimal value for the corresponding power transfer. The power loss characteristics of the prototype converter obtained using the optimized snubber capacitances were then discussed. A converter efficiency of 94.2% was recorded at the full load amount to 9.5kW, while a maximum efficiency of 94.88% was achieved at 4.8kW load using the optimized snubber capacitors.

REFERENCES