A Multi-Level Converter with a Floating Bridge for Open-Ended Winding Motor Drive Applications

Shajjad Chowdhury, Student Member, IEEE, Patrick W. Wheeler, Senior Member, IEEE, Chintan Patel, Member, IEEE and Chris Gerada, Member, IEEE

Abstract—This paper presents a dual three phase open end winding induction motor drive. The drive consists of a three phase induction machine with open stator phase windings and dual bridge inverter supplied from a single DC voltage source. To achieve multi-level output voltage waveforms a floating capacitor bank is used for the second of the dual bridges. The capacitor voltage is regulated using redundant switching states at half of the main DC link voltage. This particular voltage ratio (2:1) is used to create a multi-level output voltage waveform with three levels. A modified modulation scheme is used to improve the waveform quality of this dual inverter. This paper also compares the losses in dual inverter system in contrast with single sided three-level NPC converter. Finally, detailed simulation and experimental results are presented for the motor drive operating as an open loop V/f controlled motor drive and as a closed loop field oriented motor controller.

Index Terms—Field oriented control, floating bridge, Open End Winding Induction Machine (OEWIM), space vector.

I. INTRODUCTION

VARIOUS multi-level converter topologies have been proposed during the last two decades [1–4]. Several converter topologies have been investigated to achieve multi-level output voltage waveforms, among them the diode clamped [3], flying capacitor [5, 6] and cascaded [4] converters are commonly used. Multi-level converters have lower dv/dt and reduced harmonic distortion along with lower semiconductor switching device blocking voltage requirements, thus multi-level converters are advantageous in medium voltage, high power or low voltage, high frequency applications [7–9].

Among the cascade converters, dual two-level inverter topology has received attention due to the simplicity of the power stage and the arrangement’s fault tolerant capacity [10, 11]. Traditional dual two-level inverter topologies use two standard three-phase inverters to achieve a multi-level voltage output. This topology does not have the neutral point fluctuations found in NPC converters, uses fewer capacitors than the flying capacitor topology and requires fewer isolated supplies than H-bridge converters [5, 12, 13].

Furthermore dual inverters are more reliable, because in case of a failure in one converter the outputs of the converter can be short-circuited and the system can then operate as a standard single sided three phase inverter[14]. To achieve multi-level voltage waveforms and to cut the path of common mode current flow two isolated dc sources are used for traditional dual inverter topology, increasing the size and weight of the system. In this paper a dual two-level inverter is presented which reduces the size and weight of the system for an open end winding induction motor drive application. Dual inverter topologies have been considered in numerous papers for different applications. The traditional dual inverter topologies (using two isolated dc sources) has been analyzed [15–20], with different space vector modulation schemes used to generate the multi-level output voltage waveforms. A block diagram of a traditional open phase load and converters is shown in Fig. 1. It is possible to use a single supply for the dual inverters with a common mode elimination technique [15, 21, 22]. These topologies use specific switching combinations that produce equal common mode voltages which cancel at load terminals. A reduction in the number of voltage levels and lower DC bus voltage utilization are the main disadvantages of this variation of the topology.

A modulation technique to balance the power flow between the two inverters in a dual inverter system has also been proposed [23–27]. This topology still uses an isolation transformer; the size of this transformer can be reduced at the expense of reduced modulation index. The floating capacitor bridge topology along with a suitable control scheme to allow the supply of reactive power was introduced in [28]. Other authors [29, 30] have presented methods to compensate for supply voltage droop in order to keep the drive operational in constant power mode. This topology uses a floating capacitor bridge to offset the voltage droop in high speed machines.

![Fig. 1. Conventional open end winding IM drive topology.](image)

In this paper, a circuit topology is analyzed which is used as a three-level open end winding induction motor drive. This topology uses dual inverters with only one DC voltage source at the primary side of the converter. The second
bridge converter is connected to a floating capacitor bank. The aim of this topology is to eliminate the requirement for a bulky isolation transformer whilst achieving multi-level output voltage waveforms. The voltage across the floating capacitor bank is controlled using the redundant switching vectors along with a modified SVM scheme which avoids unwanted voltage levels in the phase voltage waveforms during the dead-time intervals, thus improving the overall waveform quality.

II. PROPOSED SYSTEM

A. Floating capacitor bridge inverter

The floating bridge capacitor dual inverter based topology has been analyzed for different applications [28, 31]. The topology can be used to supply reactive power to a machine and to compensate for any supply voltage droop [28, 32], but the possibility of multi-level output voltage waveforms were not considered. A control scheme to charge the floating capacitor bridge along with multi-level output voltage waveforms has been presented [33–35]. In this method the main converter works in six step mode and the floating converter is called conditioning inverter as it is improving the waveform quality.

The work described in this paper is to control the voltage across the floating inverter bridge capacitor using the redundant switching states, therefore removing the need for any isolation transformer and allowing the converter to achieve multi-level output voltage waveforms. Fig. 2 shows a block diagram of the dual inverter with a floating bridge and associated capacitor. The use of a dc link voltage ratio of 2:1 allows the dual bridge inverter to produce up to a three levels in the output voltage waveform [36, 37]. The power stage of the proposed topology is shown in Fig.3.

Three phase supply

Variac

Inverter 1

Rectifier 1

Capacitor bank

Fig. 2. Block diagram of proposed floating bridge topology.

B. Principles of operation

In order to show how the floating capacitor can be charged and discharged the possible switching states are analyzed. The space vector diagram for the topology is shown in Fig.4, which is derived by assuming that both converters as being supplied from isolated DC sources with a voltage ratio of 2:1. In Fig.4 the red numbered switching combinations discharge the floating capacitor, while the green numbered switching combinations charge the floating capacitor. The blue numbered switching combinations hold the last state of capacitor and are therefore neutral in terms of the state of charge of the floating capacitor. As an example state (74) shown in Fig.5 gives the switching sequences for both converter’s top switches 7 (1 1 1) represents the top three switches for main inverter and 4 (0 1 1) represents the switching states for top three switches of the floating converter.

Fig. 3. Power stage of the floating bridge topology (the floating capacitor is charged to half of the main DC link voltage).

Fig. 4. Space vector of dual two-level inverter (source ratio 2:1).

Fig. 5. Current flow for different switching state.
It can be seen from the Fig. 5 that combinations (11) and (16) will direct the current through the positive to negative terminal of the floating capacitor thus will act to charge the capacitor. Combinations (14), (15) and (74) will result in a current in the other direction and will therefore act to discharge the capacitor. Combinations ending with 7 (111) or 8 (000) are zero states and will therefore have no impact of floating capacitor’s voltage. It is evident from Fig. 4 that if the reference voltage is in outer hexagon then there are only two switching combinations in each sector to charge the floating capacitor. During inductive load operation capacitor discharge rate will be slower and will cause overcharging if the reference voltage lies in outer hexagon. Also, due to lack of charging states, the floating capacitor will discharge if the machine is drawing active power. To avoid these two phenomenon a restriction has to be imposed on modulation index. As a result the maximum useable number voltage levels across the load will be reduced to nine (thirteen for deadtime) intervals.

The ddcVttime intervals and the voltage is equal to one of the voltage levels before or after the deadtime interval. A generalized solution is shown in Fig. 7 for positive load current. It can be seen from the Fig. 7 that the pulses are delayed depending on the switching states transitions. Table I shows the generalized solution for positive and negative load currents to avoid the unwanted voltage levels.

C. Modulation strategy

A decoupled space vector modulation strategy has been used for this dual inverter floating bridge topology. Switching combinations are selected in such a way that the average generated voltage for each of the converters is 180 degree phase shifted from the other [Fig.6 (a)]. These voltages will then add up at load terminal to match overall voltage reference [Fig.6 (b)]. Identification of the subsectors, dwell time calculation and the switching sequence design can be found in [38, 39]. To achieve better results, the output switching sequences are modified. The modification of the pulses is necessary to minimize the unwanted voltage levels due to dead-time intervals in each phase leg [40, 41]. In general, the output voltage of a converter is governed by load current during dead-time intervals and the voltage is equal to one of the voltage levels before or after the dead-time intervals. The dual inverter with unequal voltage sources will show a different characteristic, instead of clamping the output voltage to one of the voltage levels before or after the dead-time interval voltage levels, it clamps the output voltage to some other voltage levels. This is true for simultaneous switching for each phase legs of the converters.

For an example, consider phase legs inside green dotted line in Fig. 3 for positive load current (current flowing from main to floating converter). If the top switches of the legs \( (S_{m1} & S_{f1}) \) are on then the load current will go through switch \( S_{m1} \) and diode \( D_{f1} \). Now, if both legs go to its dead-time at the same time the load current will change direction and will go through diode \( D_{m1} \) and diode \( D_{f1} \). Finally when both the converter legs bottom switches \( (S_{m1} & S_{f1}) \) turned on current will go through diode \( D_{m1} \) and switch \( S_{f1} \). It is clear that during dead-time interval, voltage level is different to the voltage levels before and after the dead-time interval. To avoid this unwanted voltage level, in this scenario, the main converter leg will go into its dead-time first and then second converter will go to its dead-time interval as soon as the main converter passes its dead-time interval. A generalized solution is shown in Fig. 7 for positive load current. Due to the modified switching sequences, the current direction does not change during the dead-time. The state of the floating capacitor will depend on the current just before the occurrence of dead-time interval. As an example, if the capacitor was charging then it will keep charging when the converter is in dead-time period. The value of dead-time is too small for the any overcharge or discharge to change the capacitor voltage drastically.

![Fig. 7. Delayed dead-time intervals in both converters when current direction is positive.](image)

\[
m = 0.66
\]

This is 33% reduction of DC bus utilization in contrast with a dual inverter supplied by two isolated sources. The dual inverter with a zero sequence elimination technique also uses single supply with 15% reduction in DC bus utilization and can achieve five-level voltage across the load [21].

TABLE I

| DELAY TIME DEPENDING ON CURRENT DIRECTION |
|-------------------------------|-----------------|-----------------|-----------------|-----------------|
| Inv-1 Top | Inv-1 Bot | Inv-2 Top | Inv-2 Bot |
| 1>0 | Turn off | Turn on | Turn on | Turn on |
| 1<0 | Turn on | Turn off | Turn off | Turn off |

III. RESULTS

The proposed system has been simulated using PLECS and SIMULINK to compare losses between three different converter topologies shown in section III-A. Results from the converter operating as an open loop v/f motor drive are presented to show the converter operation. Finally results for a field oriented control for a closed loop motor drive are shown, the results are taken from the experimental setup is shown in Fig.8.
Fig. 8. Experimental converter setup.

Fig. 9. Power stage of the experimental two-level converter.

The proposed floating bridge dual inverter has slightly better efficiency than three-level NPC but is less efficient than dual inverter with equal dc link voltage. The proposed floating bridge converter has two distinct switching patterns, one is for charging and the other is for discharging, thus it is difficult to maintain the minimum switch involvement for switching transitions. The reasons for using a dual inverter

The device losses were calculated using semiconductor device characteristics selected according to required blocking voltage and current requirements of the topology as presented in Table II. The loss calculations were in terms of switching and conduction losses for the power converters and in this comparison all other circuit losses were ignored. Fig. 10 shows the efficiency at full load (12 KW) with varying switching frequency. It can be seen from the figure that, for this particular load, dual inverter with equal dc link voltage ratio has better efficiency than the other topologies. The three-level NPC has six extra clamping diodes, thus the losses are higher.

Fig. 10. Loss comparison in different power converter topologies.

The power converters used for this experiment was built using ‘off the shelf’ two-level converters. These two-level converters have R-C snubbers and common mode inductors. The converter also has onboard defined dead-time that varies from 4 – 4.1 μs along with propagation delay which varies from 0.1 to 0.2 μs, thus it is difficult to align the switching pulses accurately. A power stage diagram of the experimental two-level converter is shown in Fig. 9. The parameters of the converter and machine are provided in Table III. The control scheme was implemented using a DSP/FPGA based control platform. The capacitor of the floating bridge converter was chosen to have a sufficient ripple current rating for this experiment [3250 μF]. The converter is integrated with a 1250 μF film capacitor which has a 2000 μF electrolytic capacitor in parallel to minimize local ripple voltage.

### Table II

<table>
<thead>
<tr>
<th>Device Voltage Rating Comparison</th>
<th>Number of IGBT (voltage rating)</th>
<th>Number of diode (voltage rating)</th>
<th>Number of diodes in rectifier (voltage rating)</th>
<th>Capacitor Voltage</th>
</tr>
</thead>
<tbody>
<tr>
<td>Three-level NPC</td>
<td>12 (485 V)</td>
<td>18 (485 V)</td>
<td>6 (970 V)</td>
<td>485 V</td>
</tr>
<tr>
<td>Dual equal voltage</td>
<td>12 (485 V)</td>
<td>12 (485 V)</td>
<td>12 (485 V)</td>
<td>485 V</td>
</tr>
<tr>
<td>Dual Floating bridge</td>
<td>Main</td>
<td>6 (970 V)</td>
<td>6 (970 V)</td>
<td>970 V</td>
</tr>
<tr>
<td>Float</td>
<td>Float</td>
<td>6 (485 V)</td>
<td>6 (485 V)</td>
<td>n/a</td>
</tr>
</tbody>
</table>

The proposed floating bridge dual inverter has slightly better efficiency than three-level NPC but is less efficient than dual inverter with equal dc link voltage. The proposed floating bridge converter has two distinct switching patterns, one is for charging and the other is for discharging, thus it is difficult to maintain the minimum switch involvement for switching transitions. The reasons for using a dual inverter
compared to single sided inverters are redundancy and to modulate high frequency fundamental. The traditional dual inverter topologies require isolated supply for both converters and thus increase the weight and size of the system. The proposed floating bridge topology eliminates the need for isolated supplies thus reduce the size and weight of the system.

B. Open loop v/f controlled IM drive

Results from the open loop v/f control of an open winding induction motor (one bridge floating) drive are presented in this section. To achieve experimental results main converter was supplied with a DC source of 500 Volts. The floating converter was maintained at half of the main DC link voltage and the switching frequency was set to 2 kHz. To demonstrate the steady state operation a demand reference frequency of 25 Hz was used. The reason for choosing this frequency is to maintain the v/f ratio for the machine which is rated at 690 Volts. This was not achievable for the ‘off the shelf’ converters thus the rated speed was capped for this experiment. The results for open loop v/f controlled drive are presented from Fig. 11 to Fig. 12. Fig. 11 shows the no load voltage, current and floating DC link voltage, it can be seen that the drive charges the floating capacitor to required value and the converter achieves a multi-level output voltage waveform. To validate the open loop performance of an IM drive a step load was applied to the machine, shown in Fig. 12. It is evident from the figure that the capacitor can hold its charge during a sudden change in load and the effect on the capacitor voltage is minimal.

The results presented in Fig. 11 were achieved using the modified switching pulses to avoid unwanted voltage level during the dead-time interval. A magnification of the leg voltages and the phase voltage of the converters are shown in Fig. 13 with no modification to the gating pulses. It can be seen that the phase voltage is clamped to an unwanted voltage state for the duration of dead-time interval. The leg voltages and phase voltage is plotted in Fig.14 after the introduction of the modified switching pulses, showing that the leg voltages are changing state at the same time and spike duration is shorter. To ensure that the modification of the pulses is necessary for this topology the THD of load current and voltage was analyzed before and after the modified pulses were applied to the converters.

The results are shown in Fig. 15 and Fig. 16, the current and voltage THD has reduced after the modified pulses were implemented. The difference between modified and non-modified pulses decreases with the increase of modulation index. Decrement of the THD differences are due to utilizing less number of dead-time spike producing switching combinations. The phase voltages also show oscillations after changing states; the oscillations can be seen Fig. 13 and Fig.14.
The frequency of the oscillation is near 35 kHz and is due to the snubber capacitance forming a resonant circuit with load inductance.

C. IRFO based close loop control

It is important to demonstrate the performance of the proposed converter in a high performance field oriented controlled motor drive as this is the target application. To achieve the results the main inverter was supplied from a 500 Volt DC source. The aim of the floating capacitor voltage control was to charge the floating bridge capacitor to half of the main DC link voltage. An indirect rotor flux orientation based control was implemented to decouple the flux and torque producing current of the induction machine. The floating capacitor was initially charged using reference d-axis ‘field producing’ current. After the floating capacitor was charged the speed command was set. An external load was applied by running the DC motor in torque control mode (braking) and results were taken to see the effect on floating capacitor voltage. A simplified block diagram of the field oriented control system is presented in Fig. 17. The block ‘condition’ is the protection algorithm to monitor the floating capacitor voltage. The algorithm compares the reference and actual floating capacitor voltage at the period of initial charging transient, the controller will shut down the system if capacitor voltage is more than 15% of reference voltage. The algorithm also protects the system after the speed command is set. The controller will shut down the system if the capacitor voltage deviation is more than +15% of the demand value. A flow chart for this algorithm is shown in Fig. 18. Initial charging of the capacitor is presented in Fig. 19. To charge the capacitor initially, the machine was magnetized first. The amplitude of the magnetizing current reference $i_{sd}^*$ may not be the rated value. After magnetization process was done, a step reference voltage was applied to show the charging dynamics of floating capacitor. It can be seen from Fig. 19 that capacitor tracks the reference value and reaches steady state within 1.5 seconds.
The charging transient of the capacitor can be made faster with increased d-axis current. It can be seen from the figure that the main DC link voltage fluctuates after the floating capacitor voltage reaches the steady state value, this was due to the charging and discharging of floating capacitor. In this period the rotor was at stand still and the machine was only drawing reactive power to maintain a constant electromagnetic field. In this state, the floating capacitor can be discharged by supplying power to the main supply. After the capacitor voltage reaches steady state, a step demand speed reference of 700 RPM was applied. The response of the controller is shown in Fig. 20. The q-axis current steps up immediately to provide maximum torque to overcome the inertia and holds its value until speed reaches steady state. After the speed reaches steady state, a step demand reference load of 25 Nm was applied at \( t = 1.5 \) seconds and back to zero at \( t = 4.1 \) seconds. The reference torque current \( i_q^* \) is generated from the speed loop steps up immediately to counter the load torque, as shown in Fig. 21.

It can be seen from Fig. 20 and Fig. 21 that at no time does the capacitor voltage overcharge or collapse. The capacitor voltage ripple increases at no load as there was a small amount of real power flowing through the system, charging improves with loading condition. Finally the phase voltage, current and floating dc link voltage are shown in Fig. 22 for operation when the machine was loaded.

### Table III

<table>
<thead>
<tr>
<th>Load and Power Converters Parameters</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Induction motor</strong></td>
<td></td>
</tr>
<tr>
<td>Stator resistance ( R_s )</td>
<td>1.4 Ohm</td>
</tr>
<tr>
<td>Rotor resistance ( R_r )</td>
<td>1.02 Ohm</td>
</tr>
<tr>
<td>Stator leakage inductance ( L_{ls} )</td>
<td>0.0115 H</td>
</tr>
<tr>
<td>Rotor leakage inductance ( L_{lr} )</td>
<td>0.009258 H</td>
</tr>
<tr>
<td>Magnetizing inductance ( L_m )</td>
<td>0.2258 H</td>
</tr>
<tr>
<td><strong>Power converter</strong></td>
<td></td>
</tr>
<tr>
<td>Main DC link ( V_{dc} )</td>
<td>500 V</td>
</tr>
<tr>
<td>Floating DC link ( V_f )</td>
<td>250 V</td>
</tr>
<tr>
<td>Main DC link capacitance ( C_m )</td>
<td>1250 ( \mu )F</td>
</tr>
<tr>
<td>Floating DC link capacitance ( C_f )</td>
<td>3250 ( \mu )F</td>
</tr>
<tr>
<td>Gating pulses propagation delay ( D_t )</td>
<td>0.1 – 0.2 ( \mu )s</td>
</tr>
<tr>
<td>Onboard Deadtime ( D_t )</td>
<td>4 – 4.1 ( \mu )s</td>
</tr>
<tr>
<td>Snubber capacitance ( C_s )</td>
<td>0.7 ( \mu )F</td>
</tr>
<tr>
<td>Output common mode inductance ( L_o )</td>
<td>5 ( \mu )H</td>
</tr>
</tbody>
</table>
A motor drive using open stator winding induction machine and a dual bridge inverter topology with a floating capacitor bridge has been analyzed and practical results are demonstrated. The proposed system charges the floating bridge capacitor to a ratio of 2:1 with respect to main bridge DC link voltage amplitude. This particular DC link voltage ratio allows the converter to achieve multi-level output voltage waveform. The floating DC link voltage is kept at a constant voltage by the means of charging and discharging the floating bridge capacitor. This is achieved by selecting between the charging and discharging redundant states of the converter. A modified space vector modulation strategy is adopted to eliminate the unwanted voltage levels during the dead-time intervals, thus improved the waveform quality for this floating bridge topology. An open loop V/f control drive was implemented to validate the performance of the capacitor control. Finally, the dynamic performance of the proposed system was evaluated using a close loop field oriented controlled motor drive, the results showed that the proposed topology achieves multi-level output voltage waveforms. The results demonstrate that this topology has potential for applications where size, weight, losses and redundancy are important, for example in aerospace, EV or HEV motor drives.

V. REFERENCES


Shajjad Chowdhury (S’15) received BSc degree in Electrical and Electronics Engineering, from The American International University – Bangladesh, in 2009 and MSc degree in Power and Control Engineering, from The Liverpool John Moores University, UK in 2011. In October 2012 he joined Power Electronics, Machines and Control Group at The University of Nottingham, UK, as a PhD student. He is a recipient of Dean of Engineering Research Scholarship for International Excellence for his PhD studies. His research interests include multilevel converters, modulation schemes and high performance AC drives.

Prof Pat Wheeler (M’00–SM’13) received his BEng [Hons] degree in 1990 from the University of Bristol, UK. He received his PhD degree in Electrical Engineering for his work on Matrix Converters from the University of Bristol, UK in 1994. In 1993 he moved to the University of Nottingham and worked as a research assistant in the Department of Electrical and Electronic Engineering. In 1996 he became a Lecturer in the Power Electronics, Machines and Control Group at the University of Nottingham, UK. Since January 2008 he has been a Full Professor in the same research group. He is currently Head of the Department of Electrical and Electronic Engineering at the University of Nottingham. He is an IEEE PELs ‘Member at Large’ and an IEEE PELs Distinguished Lecturer. He has published 400 academic publications in leading international conferences and journals.

Chintan Patel (S’08–M’12) received Ph. D. from CEDT, Indian Institute of Science, Bangalore, India in 2011. He is currently working as a Research Fellow with PEMC group at The University of Nottingham since March 2011. His current research interests include application of power electronic converter for electromechanical actuation and aircraft electrical power system.

Chris Gerada (M’05) received the Ph.D. degree in numerical modeling of electrical machines from The University of Nottingham, Nottingham, U.K., in 2005. He subsequently worked as a Researcher with The University of Nottingham on high-performance electrical drives and on the design and modeling of electromagnetic actuators for aerospace applications. Since 2006, he has been the Project Manager of the GE Aviation Strategic Partnership. In 2008, he was appointed as a Lecturer in electrical machines; in 2011, as an Associate Professor; and in 2013, as a Professor at The University of Nottingham. His main research interests include the design and modeling of high-performance electric drives and machines. Prof. Gerada serves as an Associate Editor for the IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS and is the Chair of the IEEE IES Electrical Machines Committee.